/[packages]/updates/6/kernel/current/PATCHES/patches/stable-drm-i915-disable-dc-states-around-gmbus-on-glk.patch
ViewVC logotype

Contents of /updates/6/kernel/current/PATCHES/patches/stable-drm-i915-disable-dc-states-around-gmbus-on-glk.patch

Parent Directory Parent Directory | Revision Log Revision Log


Revision 1190848 - (show annotations) (download)
Sat Jan 6 13:15:18 2018 UTC (6 years, 3 months ago) by tmb
File size: 1446 byte(s)
- update to 4.14.12
- add current -stable queue
- add BFQ performance updates from upstream
- enable PAGE_TABLE_ISOLATION on all x86_64 kernels
 (can be disabled at boot time with pti=off on kernel command line)
- iwlwifi: pcie: fix DMA memory mapping / unmapping
- update conflicts on microcode


1 From 3488d0237f6364614f0c59d6d784bb79b11eeb92 Mon Sep 17 00:00:00 2001
2 From: =?UTF-8?q?Ville=20Syrj=C3=A4l=C3=A4?= <ville.syrjala@linux.intel.com>
3 Date: Fri, 8 Dec 2017 23:37:36 +0200
4 Subject: drm/i915: Disable DC states around GMBUS on GLK
5 MIME-Version: 1.0
6 Content-Type: text/plain; charset=UTF-8
7 Content-Transfer-Encoding: 8bit
8
9 From: Ville Syrjälä <ville.syrjala@linux.intel.com>
10
11 commit 3488d0237f6364614f0c59d6d784bb79b11eeb92 upstream.
12
13 Prevent the DMC from destroying GMBUS transfers on GLK. GMBUS
14 lives in PG1 so DC off is all we need.
15
16 Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
17 Link: https://patchwork.freedesktop.org/patch/msgid/20171208213739.16388-1-ville.syrjala@linux.intel.com
18 Reviewed-by: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
19 (cherry picked from commit 156961ae7bdf6feb72778e8da83d321b273343fd)
20 Signed-off-by: Jani Nikula <jani.nikula@intel.com>
21 Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
22
23 ---
24 drivers/gpu/drm/i915/intel_runtime_pm.c | 1 +
25 1 file changed, 1 insertion(+)
26
27 --- a/drivers/gpu/drm/i915/intel_runtime_pm.c
28 +++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
29 @@ -1786,6 +1786,7 @@ void intel_display_power_put(struct drm_
30 GLK_DISPLAY_POWERWELL_2_POWER_DOMAINS | \
31 BIT_ULL(POWER_DOMAIN_MODESET) | \
32 BIT_ULL(POWER_DOMAIN_AUX_A) | \
33 + BIT_ULL(POWER_DOMAIN_GMBUS) | \
34 BIT_ULL(POWER_DOMAIN_INIT))
35
36 #define CNL_DISPLAY_POWERWELL_2_POWER_DOMAINS ( \

  ViewVC Help
Powered by ViewVC 1.1.30